

# FUNDAMENTAL ELECTRONIC CIRCUITS

Assist. prof. Laura-Nicoleta IVANCIU, Ph.D.

**C1 – Introduction. Transistors – recap.  
Transistor digital circuits.**

# Contents

- Course presentation
- Evaluation
- Transistors – recap
- Transistor digital circuits

# Course presentation

## Transistor digital circuits

- MOSFET digital circuits
- BJT digital circuits

## Transistor amplifiers

- MOSFET basic amplifiers
- BJT basic amplifiers

## Power amplifiers

- Class A, B, AB

## Feedback circuits

- Negative feedback
- Positive feedback


## Voltage regulators

- Voltage regulators with OpAmp
- Integrated voltage regulators
- Switched-mode power supplies

## Signal generators

- Sinusoidal signal generators
- Non-sinusoidal signal generators
- 555 Timer, class D amplifier

## Time distribution



**5 ECTS**

$$125 \text{ h} = 28 + 28 + 14 + 55$$

[www.bel.utcluj.ro/dce/didactic/fec/](http://www.bel.utcluj.ro/dce/didactic/fec/)

## Evaluation

Written exam (**E**)  
0...10 points

- problem solving

Lab (**L**)  
0...10 points

- full attendance
- activity
- practical test

Seminar (**S**)  
0...10 points

- full attendance
- activity
- problems - optional

**NO**

$L \geq 5p$

**YES**

**NO**

$E \geq 4p$

**YES**

$0.7E + 0.2L + 0.1S \geq 4.5$

**YES**

See you  
next year!

**Grade = 1...4**  
**Fail!**

**Grade =  $0.7E + 0.2L + 0.1S$**   
**Pass!**


## ➤ Operating principle

transistors  $\equiv$  non-linear **voltage-controlled current sources**

square – MOSFET; exponential – BJT

### n-type


- n-channel MOSFET
- npn BJT



dc model – ideal VCCS

### p-type


- p-channel MOSFET
- pnp BJT




## ➤ Operating regions

transistors  $\equiv$  non-linear **voltage-controlled current sources**

**n-type**



**p-type**



- $V_{CT} < V_{Thn}$ ,  $T_n$  – off,  $I_T = 0$
- $V_{CT} > V_{Thn}$ ,  $T_n$  – on,  $I_T > 0$

- $V_{CT} > V_{Thp}$ ,  $T_p$  – off,  $I_T = 0$
- $V_{CT} < V_{Thp}$ ,  $T_p$  – on,  $I_T > 0$

## ➤ Operating regions

- Two extreme regions, **passive**:

- **cutoff (off)**

- $I_O = 0; V_O > 0$ ; ideal switch in **off state**

- **extreme conduction (exc)**

- $I_O = I_{Oex}; V_O = 0$ ; ideal switch in **on state**

$V_{CT} < V_{Thn}$  or  $V_{CT} > V_{CTex}$  - **switching transistor**


- An intermediate region, **active**:

- active forward region ( $a_F$ )**


- $V_{Thn} < V_{CT} < V_{CTex}$  – **permanent conduction (amplifier)**

## ➤ Symbols


npn (n-type BJT)




pnp (p-type BJT)



NMOS



PMOS



➤ To begin with


What is a logic/digital signal? How are these signal generated and measured?

Is a logic/digital circuit different from what we've studied so far?

Are there special components, for logic/digital circuit use only?

Where are logic/digital signals and circuits used?

## ➤ Logic/digital signals



**Logic 0** false/low


**Logic 1** true/high

$0 \text{ V} \rightarrow \text{logic 0}$

$5 \text{ V or } 10 \text{ V} \rightarrow \text{logic 1}$

Accepted values?

## ➤ Noise margins





$$NM_H = V_{OH\ min} - V_{IH\ min}$$

$$NM_L = V_{IL\ max} - V_{OL\ max}$$

Values?

## ➤ Logic inverters



$v_A$	$T_n$	$v_y$
0	off	$V_{PS}$
$V_{PS}$	on	0

Electrical operating table


$0 \text{ V} \rightarrow \text{logic 0 (Low)}$

$V_{PS} \rightarrow \text{logic 1 (High)}$


$A$	$Y = \bar{A}$
0	1
1	0

Truth/logic table

## ➤ Logic inverters




$A$	$T_n$	$Y = \bar{A}$
0	off	1
1	on	0




$A$	$T_p$	$Y = \bar{A}$
0	on	1
1	off	0



## ➤ Logic inverters – MOSFET and R



$A$	$T_n$	$Y = \bar{A}$
0	off	1
1	on	0



$A$	$T_p$	$Y = \bar{A}$
0	on	1
1	off	0


➤ Critical analysis of the logic inverter w/  $T_n$  and  $R$ 

Disadvantage elimination:

 $R$  as small as possible, ideally  $R \rightarrow 0$  $R$  as big as possible, ideally  $R \rightarrow \infty$ 

Solution?

## ➤ Solutions




complementary **switches**

Built w/: MOS transistors

**CMOS (complementary MOS)**

$A$	$T_1$	$T_2$	$Y = \bar{A}$
0	off	on	1
1	on	off	0




complementary **inputs**

Built w/: BJTs and R

**TTL (Transistor-Transistor Logic)**

**RTL (Resistor-Transistor Logic)**

## ➤ CMOS logic inverter




$$v_{GSn} = v_{Gn} - v_{Sn} = v_I$$

$$v_{GSp} = v_{Gp} - v_{Sp} = v_I - V_{DD}$$


$v_I$	$v_{GSn}$	$T_n$	$v_{GSp}$	$T_p$	$v_o$
0	$0 < V_{Thn}$	off	$-V_{DD} < V_{Thp}$	on	$V_{DD}$
$V_{DD}$	$V_{DD} > V_{Thn}$	on	$0 > V_{Thp}$	off	0

$$Y = \bar{A}$$

## ➤ CMOS logic inverter – transfer characteristic





## ➤ Noise margins for the CMOS logic family, 5 V supply



$$NM_H = 4.5 - 3.5 = 1 \text{ V}$$

$$NM_L = 1.5 - 0.5 = 1 \text{ V}$$



## ➤ Logic NAND, NOR – concept circuits



Truth tables?


How do we get rid of R?

## ➤ CMOS logic NAND, NOR



Truth tables?  
CMOS logic AND, OR?

## ➤ CMOS logic AND




NAND

NOT


Truth table?  
CMOS logic OR?

## ➤ BJT digital circuits



$$i_{Cex} = \frac{V_{PS} - v_{CEsat}}{R_C} \approx \frac{v_{PS}}{R_C}$$

$$v_{CEsat} \approx 0.2 \text{ V}$$




$$i_{Bsat} = \frac{i_{Cex}}{\beta}$$

**T – off**, if  $v_I < 0.6 \text{ V}$

**T – on**, if  $i_B > i_{Bsat}$

## ➤ BJT digital circuits – RTL technology

BJT inverter




$v_A$	$T_n$	$v_y$
0	off	$V_{CC}$
$V_{CC}$	on	$V_{CEsat} \approx 0.2 \text{ V}$

$A$	$T_n$	$Y = \bar{A}$
0	off	1
1	on	0

## ➤ BJT digital circuits – RTL technology

## BJT NOR




<b>A</b>	<b>B</b>	<b>T<sub>1</sub></b>	<b>T<sub>2</sub></b>	<b>Y = <math>\overline{A + B}</math></b>
0	0	off	off	1
0	1	off	on	1
1	0	on	off	1
1	1	on	on	0

BJT NAND – circuit, truth table?

## ➤ BJT digital circuits – TTL technology

Logic inverter – npn BJTs; identical transistors, complementary inputs





$T_1$	$T_2$	$Y$
on	off	1
off	on	0

$v_{I1}, v_{I2}$  ?


## ➤ BJT digital circuits – TTL technology



### Standard TTL gate









## ➤ Noise margins for the TTL logic family, 5 V supply




Better/worse than the CMOS family?

## ➤ Logic gates - symbols

OPTIONAL  
OR



## ➤ Application – 3 channel MUX



$C_1$	$C_2$	$C_3$	$v_o$
1	0	0	Sine Wave
0	1	0	Triangle Wave
0	0	1	Square Wave

# Summary

- Course presentation
- Evaluation
- Transistors – recap
- Transistor digital circuits

Next week: Transistor amplifiers. DC biasing.